

# R63 INTEL SYSTEM DIAGRAM

01

<b>+3V/+5V S5</b>
PG.36
<b>+1.05V</b>
PG.37
<b>CPU Core</b>
PG.40-41
<b>DDR3L</b>
PG.38
<b>Charge</b>
PG.35
<b>Dis-Charge</b>
PG.39
<b>+VGACORE</b>
PG.42
<b>+1.5 VGA</b>
PG.43
<b>+1.0V/+1.8/ +3 VGA</b>
PG.44

**SODIMM1**  
Max. 4GB  
PG.12

1600MT/s  
DDR3 L  
Channel A

**SODIMM2**  
Max. 4GB  
PG.13

1600MT/s  
DDR3 L  
Channel B

**INTEL Haswell**  
Processor : Dual / Quad Core  
Power : 37 / 47 (Watt)  
Package : rPGA947  
Size : 37.5 x 37.5 (mm)  
PG.2-5

FDI DMI

**INTEL PCH Lynx Point**  
Power : 3.5 Watt  
Package : FCBGA695  
Size : 20 x 20 (mm)  
PG.6-11

**AMD Mars / SUN XT**  
29mm X 29mm  
TDP 35W / 25W  
PG.14-20

**VRAM**  
128Mx16x8,128bit  
PG.21-22

**RTD 2136 S/R**  
DP to LVDS Converter  
PAGE 23

**LVDS**  
PG.25

**HDD**  
PG.33

SATA0

**ODD**  
PG.33

SATA1

PCI-E x8

eDP (5.4Gb/s)

DDI (5.4Gb/s)

eDP

DP Port B

CRT

USB 3.0

USB 2.0

PORT0,1

PORT1,2

PORT4

PORT0,1

PCI-E x 1

**LAN**  
RTL8166EH  
10/100  
PG.30

**WLAN BT COMBO**  
PG.34

LANE2  
LANE1  
USB 2.0  
PORT10

PCI-E x 1

**Accelerometer**  
PG.34

**Card Reader**  
RTS5237  
PG.27

LANE3

SMBUS LPC

**KBC**  
EnE KB3940QF A1  
PG.31

**KB**  
PG.32

**TP**  
PG.32

**ROM**  
PG.31

**FAN**  
PG.32

**USB3.0 Ports X2**  
PG.29

**Webcam**  
PG.25

**USB 2.0**  
PG.29

**USB2.0 Ports**  
PG.29

**AUDIO CODEC**  
ALC 3227  
PG.28

**Speaker**  
PG.28








**HP/MIC**  
PG.29

**Analog MIC**  
PG.29



**Stackup**  
TOP  
GND  
IN1  
IN2  
VCC  
BOT

**PROJECT : R63**  
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
<b>BLOCK DIAGRAM</b>		
Date: Friday, December 21, 2012	Sheet 1	of 44



# Haswell Processor (DDR3)




**PROJECT : R63**  
Quanta Computer Inc.

Size Custom	Document Number SNB 2/4 (DDR3 I/F)	Rev 1A
Date: Friday, December 21, 2012 Sheet 3 of 44		



# Haswell Processor (GND)

# Haswell Processor (RESERVED, CFG)




### Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xRESETB de assertion	PEG wait for BIOS training

**CFG[3] (PHYSICAL\_DEBUG\_ENABLED (DFX PRIVACY))**  
 0 Enable; SET DFX\_ENABLED BIT IN DEBUG  
 1, Disable;  
 CFG3 R272 1K 4

**CFG[6:5] (PCIe Port Bifurcation Straps)**  
 11: (Default) x16 - Device 1 functions 1 and 2 disabled  
 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled  
 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)  
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled







**PROJECT : R63**  
**Quanta Computer Inc.**

Size Custom | Document Number SNB 4/4 (GND) | Rev 1A  
 Date: Friday, December 21, 2012 | Sheet 5 of 44

U33C


U33D





PD Res place close to PCH  
PCH to Res routing 37.5 ohm Impedance.  
Res to connector filter routing 50ohm Impedance.

DG V0.7 -> 33 ohm  
SCH V0.7 -> 0 ohm


DAC\_IREF (50ohm)  
Trace length < 500 MILLS  
Trace spacing = 30 MILLS




- +3V\_DEEP\_SUS 7,8,9,10,39
- +3V\_RTC 7,10,11
- +1.05V 2,4,9,10,11,31,34,37
- +3VPCU 4,7,9,11,25,31,32,34,35,36
- +3VS5 2,7,9,10,34,36,38,39,42,44
- +3V 2,7,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44
- +5V 7,23,26,28,29,32,33,34,39



PCH Pull-high/low(CLG)




INT HDMI Detect Function




On Die DSW VR Enable  
High = Enable (Default)  
Low = Disable

System PWR\_OK(CLG)




PROJECT : R63 Quanta Computer Inc.		
Size Custom	Document Number PCH 1/6 (DMI/FDI/VIDEO)	Rev 1A
Date: Monday, December 24, 2012   Sheet 6 of 44		





# Lynx Point (HDA, JTAG, SATA)



- +1.05V 2,4,9,10,11,31,34,37
- +3V\_RTO 6,10,11
- +3VPCU 4,9,11,25,31,32,34,35,36
- +3V 2,6,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44
- +3V\_DEEP\_SUS 6,8,9,10,39
- +3VSS 2,6,9,10,34,36,38,39,42,44
- +5V 23,26,28,29,32,33,34,39
- +3V\_RTC\_0 11







07



SATA\_RCOMP  
Impedance = 50 ohm  
Trace length < 500 mils  
Trace spacing = 15 mils

DG V0.7 -> 750 ohm  
SCH V0.7 -> 0 ohm



## PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit									
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ_SPKR R569 *1K 4 +3V									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (Int. PU)	R563 *1K 4 PCL_GNT3# 8									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	0 = Disable 1 = Enable	PCH_INVRMEN R389 *330K 4 +3V_RTC									
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Intelposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R680 *0 4 +3V									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	0	0	LPC	Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1# BBS_BIT0 R613 *1K 4 BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		BBS_BIT1 R390 *1K 4 BBS_BIT1 8									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+VCC_HDA_IO R684 *1K 4 ACZ_SYNC 12/13: PV modify									
HDA_SDO	Flash Descriptor Security	PWROK	0 = Security Effect (Int PD) 1 = Can be Overriden	GPIO33_E R693 *1K 4 +VCC_HDA_IO									
GPIO8	RSVD	RSMRST#	Internal PU	R621 *1K 4 BT_OFF# 9,34									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Int PU)	R571 *1K 4 PLL_ODVR_EN 9									
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R374 *1K 4 +3V									
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	R564 *1K 4 PCH_SUSCLK 6,31									




















Vender	Size	P/N
AMIC	4MB	AKE392N0Q03 EON EN25QH32-104HIP
AMIC	4MB	AKE392N0800 AMIC A25QE32M-F (QE)
Socket		DFHS08FS023



PROJECT : R63  
Quanta Computer Inc.








Size Custom Document Number PCH 2/6 (SATA/HDA/SPI) Rev 1A  
Date: Monday, December 24, 2012 Sheet 7 of 44

10/18: Del R350 , R344







Lynx Point (GPIO,VSS\_NCTF,RSVD)

Clock Gen Power OK (CLG)








**GPIO27**  
 With Intel LAN:  
 Connect to LANWAKE# pin on the LAN  
 Without Intel LAN:  
 Used to wake event from Dsx



BOARD ID SETTING

Model	BOARD_ID5	BOARD_ID4	BOARD_ID2	BOARD_ID1	BOARD_ID0
DB R63 UMA			0	0	0
DB R63 DIS			0	0	1
SI R63 UMA			0	0	0
SI R63 DIS			0	0	1
PV R63 UMA			1	0	0
PV R63 DIS			1	0	1




**PROJECT : R63**  
 Quanta Computer Inc.

NBS

Size Custom Document Number PCH 4/6 (GPIOMISC) Rev 1A  
 Date: Monday, December 24, 2012 Sheet 9 of 44


### Lynx Point (POWER)





+V3V 2.6,7,8,9,12,13,14,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44  
 +3V\_DEEP\_SUS 6,7,8,9,39  
 +3VSS 23,29,30,34,36,37,38,39,40,41,42,43,44  
 +5V 7,23,26,28,29,32,33,34,39

+VCCIO\_PCH 4  
 +1.05V 2,4,9,11,31,34,37  
 +1.5V 6,7,8,20,34,38,44  
 +3VSS 2,6,7,8,34,36,38,39,42,44


### Lynx Point (POWER)





for HP




### PCH band gap Power




### PCH VCCSUS




### Lynx Point (GND)



### Lynx Point (GND)





### Green CLK Circuitry






	U36 P/N
UMA	AL3NB244000
DIS	AL000314000

**PROJECT : R63**  
**Quanta Computer Inc.**

Size Custom Document Number PCH 6/6 (GND) Rev 1A  
 Date: Monday, December 24, 2012 Sheet 11 of 44



for HP






**PROJECT : R63**  
Quanta Computer Inc.

NB5

Size	Document Number	Rev
Custom	DDR3 DIMM0-RVS (5.2H)	1A
Date: Friday, December 21, 2012	Sheet 12 of 44	




for HP



DDR Thermal Sensor


Place these Caps near So-Dimm1.

VREF DQ1 M1 Solution



**PROJECT : R63**  
Quanta Computer Inc.

NB5	Size	Document Number	Rev
	Custom	DDR3 DIMM1-RVS (9.2H)	1A
Date: Friday, December 21, 2012		Sheet 13 of 44	




2,6,7,8,9,10,12,13,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44 +3V  
 16,18,19,44 +1.0V\_VGA


	<b>PROJECT : R63</b> <b>Quanta Computer Inc.</b>		Rev <b>1A</b>
	Size Custom	Document Number <b>THAMES_PCIE_Interface</b>	

For Mars / Sun : AR1/AR6/AR3/AR8/AU8 : NC pin


For Mars / Sun : DP A to D Port: all NC pin



For Sun only :  
AP10 / AV11 / AT11 / AR12 / AM12 / AU12 / AP12 : NC pin



Access to SMBus and SDA/SCL is mandatory on all designs  
Add test points on SMBus and SDA/SCL for debug



8/15 DB Modify



10/14 SI Modify




10/14 SI Modify, DEL R747 R748 R749



FOR SUN NC PIN : AD34 / AR34 / AC33 / AC34 / AD39 / AB36




FOR SUN GPID NC PIN : AJ19/ AK19 / AK24 / AM14 / AM14 / AJ24/ AB26 / AR24 / AJ20



Mars: atufef




For Sun No: R167, R141, C155



10/14 SI modify



12/13: PV modify



Address: G781-1P8(9AH)



Reserve for Power Play



For Mars: Stuff Ra, Rc=> VDDC 1.1V



For Mars / Sun:NC pin



For Sun Only :NC pin



AL27, AM27, AM20, AN20, AN26, AM26, AL19, , AM19, AJ30, AJ31



MLPS Implementation


- Connect GPIO\_28 to 10K pulldown to enable MLPS
- If any of PS\_0/1/2/3 is not used, leave "no connect"
- R\_pu, R\_pd and C must be properly populated per tables below
- Place MLPS circuit components as close to the ASIC as possible
- Total DC resistance of trace between PS pin and C should be less than 2 ohms
- Total DC resistance of trace between C and ground should be less than 2 ohms
- Trace capacitance should be less than 100pF. Resistors should be of +/-1% tolerance

Capacitor Lookup Table

C (nF)	Bits(5,4)
680	00
82	01
10	10
NC	11

Resistor Divider Lookup Table

R_pu (Ohm)	R_pd (Ohm)	Bits(3,2,1)
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111




Pin/Bit	Name	Description	Default	Legacy
PS_0[3:1]	romidcf[2:0]	Memory aperture size or ROM type select: If bios_rom_en = 0, romidcf[2:0] define memory aperture size If bios_rom_en = 1, romidcf[2:0] define ROM type	xxx	gpio_13 gpio_12 gpio_11
PS_0[4]	n/a	Reserved	1	genk_vsync
PS_1[2]	bf_gen3_en_a	PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[3]	bf_ck_pm_en	PCIe CK PM capability: 1 = CLKREQ supported	x	gpio_8
PS_1[4]	tx_pwrs_enb	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_0
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_2[1]	n/a	Reserved	n/a	n/a
PS_2[2]	n/a	Reserved	n/a	n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_dis	VGA disable: 1=Disable this GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved	n/a	n/a
PS_3[1]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[2]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[3]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[5]	aud_port_cp[2]	3-bit field indicating number of audio-capable display outputs	xxx	n/a
PS_3[4]	aud_port_cp[1]			
PS_3[5]	aud_port_cp[0]			

BIT5 => BIT1

PS0	=>	11001
PS1	=>	00001
PS2	=>	00000
PS3	=>	11000

VENDOR	R231	R232
HYNIX 2G	NA	4.75K
MICRON 2G	8.453K	2K
SAM 2G	4.53K	2K
HYNIX 1G	6.98K	4.99K
MICRON 1G	4.53K	4.99K
SAM 1G	3.24K	5.62K



PS3 BIT3->BIT1	ID	Memory Type	Configuration	PN	Channel Size
000	0	Hynix	H5TC4G63AFR-11C	AKD5PGWTW08 IC SDRAM(96P)H5TC4G63AFR-11C	2G
001	1	Micron	MT41J25M16HA-093G-E	AKD5P2TL01 IC SDRAM(96P)MT41J25M16HA-093G-E	2G
010	2	Samsung	K4W4G1646B-HC1A	AKD5PZT501 IC SDRAM(96P)K4W4G1646B-HC1A	2G
011	3	Hynix	H5TC2G83FR-11C	AKD5M2DTW03 IC SDRAM(96P)H5TC2G83FR-11C	1G
100	4	Micron	MT41J128M16JT-093G-E	AKD5M2DTW03 IC SDRAM(96P)MT41J128M16JT-093G-E	1G
101	5	Samsung	K4W2G1646E-BC1A	AKD5MG7535 IC SDRAM(96P)K4W2G1646E-BC1A	1G







PROJECT : R63  
Quanta Computer Inc.


Doc Number: THAMES\_Main & GND  
Date: Friday, December 21, 2012 11:58 AM of 44

For Mars/ Sun  
Change La, Lb  
Bead to 0 ohm

Memory Type	
DDR3	27-MHz ( $\pm 30$ ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)




10/14: SI modify  
reserve Ra, Rb for future ASIC



AG22 is nc pin




	<b>PROJECT : R63</b> Quanta Computer Inc.		Rev
	Size Custom Document Number <b>THAMES_XTAL</b>	Date: Friday, December 21, 2012	Sheet 16 of 44
			1A



CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS  
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 80% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: 1x de-emphasis disabled 1: 1x de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (STD) 101 - 1Mbit M25P10A (STD) 101 - 1Mbit M25P30 (STD) 101 - 2Mbit M25P40 (STD) 101 - 2Mbit M25P80 (STD) 100 - 8192Kbit Fm25LV512 (Chingis) 101 - 1Mbit Fm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO6 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX





Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0	
0	128M	0	0	0	+VGA_CORE
0	256M	0	0	1	+VGA_CORE
0	64M	0	1	0	+1.5V_VGA
0	32M	0	1	1	+1.5V_VGA
0	512M	1	0	0	+3.3V_Delay
0	1G	1	0	1	+3.3V_Delay
0	2G	1	1	0	+1.8V_VGA
0	4G	1	1	1	+1.8V_VGA

It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.

Power Up/Down Sequence






Support BACO Mode

Note1. No BACO Support :BIF\_VDDC shorts with VDDC (Install Ra)

2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF\_VDDC Rail if BACO is Supported (Uninstall Ra)

PX\_EN = 0, for Normal Operation  
PX\_EN = 1, for BACO MODE




**PROJECT : R63**  
**Quanta Computer Inc.**

Size Custom	Document Number THAMES_DP Powers	Rev 1A
Date: Friday, December 21, 2012		Sheet 19 of 44



# CHANNEL A: 256MB/512MB DDR3






18.20.22.34.43 +1.5V\_VGA

**PROJECT : R63**  
**Quanta Computer Inc.**


Size: Custom  
 Document Number: **VRAM-A (DDR3 BGA96)**  
 Date: Friday, December 21, 2012 | Sheet 21 of 44



# CRT PORT



# HOLE



**PROJECT : R63**  
**Quanta Computer Inc.**


Size Custom  
Document Number **CRT\_Hole**  
Rev 1A

Date: Friday, December 21, 2012 Sheet 23 of 44





EMI request




close to HDMI conn



2	IN_CLK#	IN_CLK#	C346	0.1U/10V_4	C TXC_HDMI-
2	IN_CLK	IN_CLK	C347	0.1U/10V_4	C TXC_HDMI+
2	IN_D0#	IN_D0#	C397	0.1U/10V_4	C TX0_HDMI-
2	IN_D0	IN_D0	C402	0.1U/10V_4	C TX0_HDMI+
2	IN_D1#	IN_D1#	C357	0.1U/10V_4	C TX1_HDMI-
2	IN_D1	IN_D1	C358	0.1U/10V_4	C TX1_HDMI+
2	IN_D2#	IN_D2#	C405	0.1U/10V_4	C TX2_HDMI-
2	IN_D2	IN_D2	C408	0.1U/10V_4	C TX2_HDMI+






Close to HDMI Connector




10/14: SI for EMI request



8/31: Intel suggestion





SP1	SD D1	MS D1
SP2	SD D0	MS D0
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS


Share Pin

Zdiff = 100 ohm  
 8 CLK\_PCIE\_CARDP  
 8 CLK\_PCIE\_CARDN  
 8 PCIE\_RXP3\_CARD  
 8 PCIE\_RXN3\_CARD


Please add 9 GND VIAs  
 connection with thermal PAD

R357 need close to Chip.

Close to chip pin


















SD / MMC  
 CARD READER






Change footprint to  
 sdcard-psdbtc-09glbs1nn4h3-11p


2,6,7,8,9,10,12,13,14,23,24,25,26,28,29,30,31,32,33,34,39,40,42,44 +3VS5  
 +3V  
 +3VCARD

	<b>PROJECT : R63</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>RT55229 &amp; CR SOCKET</b>	Rev 1A
	Date: Friday, December 21, 2012		Sheet 27 of 44






for COMBO JACK



12/11: PV add


Touch Screen Connector

close to 14" TS connector (CN21).






23,30,34,36,37,38,39,40,41,42,43,44  
2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,30,31,32,33,34,39,40,42,44  
11,30,39





For EMI 0 ~ 22 ohm



10/18: SI modify



if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCI\_WAKE# pin)



For GIGA  
 BOT:GST5009B LF,DB0Z06LAN00  
 FCE :NS892407 ,DB0LL1LAN00








For 10/100  
 BOT:TST1284R LF DB0EL5LAN00  
 FCE :NS892408 ,DB0EF7LAN01

2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,29,31,32,33,34,39,40,42,44  
 11,39 +3V +3VLANVCC

**PROJECT : R63**  
**Quanta Computer Inc.**

Size Custom Document Number **RTL 8105E/RJ45** Rev 1A

Date: Friday, December 21, 2012 | Sheet 30 of 44







**PROJECT : R63**  
Quanta Computer Inc.

Size Custom Document Number EC (KB3940 A1)ROM



Rev 1A

Date: Friday, December 21, 2012 Sheet 31 of 44




NB5






## POWER BOTTON CONNECT




## KEYBOARD PULL-UP




## TOUCH PAD Con.






CPU FAN



SATA HDD CONNECTOR



SATA ODD CONNECTOR




2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,34,39,40,42,44	+3V	
4,7,9,11,25,31,32,34,35,36	+3VPCU	
7,23,26,28,29,32,34,39	+5V	
35,39,44	+12VALW	

**PROJECT : R63**  
**Quanta Computer Inc.**


**NB5**

Size Custom	Document Number HDD/ODD/FAN	Rev 1A
Date: Friday, December 21, 2012	Sheet 33	of 44

# Mini PCI-E Card 1 WLAN





# Accelerometer Sensor





## DC/DC +3VS5/+5VS5




	<b>PROJECT : R63</b>		
	Quanta Computer Inc.		
	Size Custom	Document Number <b>3/5VPCU(RT8243A)</b>	Rev 1A
Date: Friday, December 21, 2012		Sheet	36 of 44




+1.35VSUS 2,3,4,12,13  
+1.5V 6,7,8,10,28,34,44


**+1.35V +/- 5%**  
**Countinue current:6A/8A**  
**Peak current:10A/12A**  
**OCP minimum:12A/15A**



**+1.5V +/- 5%**  
**Countinue current:0.3A**  
**Peak current:0.75A**  
**OCP current:1.2A**



	<b>PROJECT : R63</b>		
	Quanta Computer Inc.		
	Size	Document Number	Rev
Custom	<b>DDR3L(APW8819)</b>	1A	
Date	Friday, December 21, 2012	Sheet	38 of 44




- +5V 7,23,26,28,29,32,33,34
- +VIN 25,34,35,36,37,38,40,42,43,44
- +1.5V 6,7,8,10,28,34,38,44
- +3VS5 2,6,7,9,10,34,36,38,42,44
- +5VS5 23,29,30,34,36,37,38,40,41,42,43,44
- +VH2B
- +VAD 35
- +3VSUS 32
- +12VALW 33,35,44
- +3VLANVCC 11,30
- +0.75V\_DDR\_VTT 12,13,38

	<b>PROJECT : R63</b> Quanta Computer Inc.		
	Size Custom	Document Number Dis-charge IC (G5934)	Rev 1A
	Date: Friday, December 21, 2012   Sheet 39 of 44		


CPU	Re	PR18
37W	9.09K	CS29092FB27
47W	14.7K	CS31472FB14

PUT COLSE TO VCORE Phase 1 Inductor

### Dummy Rc For 2 phase




### Dummy Ra and Ca For 2 phase



### POP Rb for 2 phase




CPU	Rd	PR14
37W	43.2K	CS34322FB00
47W	66.5K	CS36652FB16



SV 37W CPU  
 VID1=1.8V  
 IccMax=55A  
 Icc\_Dyn=35A  
 R\_LL=1.5m ohm  
 OCP=60A

CPU	Ra	Ca	Rb	Rc	Rd	Re	
37W	Dummy	Dummy	POP	Dummy	CS34322FB00	CS29092FB27	CH733RY8802
47W	POP	POP	Dummy	POP	CS36652FB16	CS31472FB14	CH756RM8802
R63 Location	PR10	PC6	PR4	PR8	PR14	PR18	PC128




PUT COLSE TO VCORE HOT SPOT

For 37W CPU ; PC128 Placed 330uF\_9 mohm  
 For 47W CPU ; PC128 Placed 560uF\_4.5 mohm

CPU	PC128
37W	CH733RY8802
47W	CH756RM8802

**PROJECT : R63**  
 Quanta Computer Inc.


Size Custom	Document Number CPUCORE (NCP81103)	Rev 1A
Date: Friday, December 21, 2012	Sheet 40 of 44	



**XE 47W CPU**  
**VID1=1.8V**  
**IccMax=85A**  
**Icc\_Dyn=60A**  
**Icc\_TDC=33A**  
**R\_LL=1.5m ohm**  
**OCP=95A**

For 37W CPU  
 Dummy these components

+VCC\_CORE 4,40

		<b>PROJECT : R63</b> <b>Quanta Computer Inc.</b>	
		Size Custom Document Number <b>NCP81151</b>	Rev 1A
D:\ntday, December 21, 2012		Sheet 41 of 44	1

# VGA Core

+VGA\_CORE 18,34,44

# 42

GPIO12 GPIO16 GPIO15 Thames XT

PWRCNTL4	PWRCNTL3	PWRCNTL1	V-CORE	Default
0	1	0	1.0V	Default
1	0	0	0.9V	
1	0	1	0.875V	

Default


GPIO10 GPIO12 GPIO16 GPIO20 GPIO15 Mars XT

PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE	Default
0	1	1	1	1	1.125V	Default
1	0	0	0	0	1.100V	
1	0	0	0	1	1.075V	
1	0	0	1	0	1.050V	
1	0	0	1	1	1.025V	
1	0	1	0	0	1.000V	
1	0	1	0	1	0.975V	
1	0	1	1	0	0.950V	
1	0	1	1	1	0.925V	
1	1	0	0	0	0.900V	
1	1	0	0	1	0.875V	
1	1	0	1	0	0.850V	
1	1	0	1	1	0.825V	
1	1	1	0	0	0.800V	

Default

## Mars (25W)

**+VGA\_CORE**  
 Countinue current: 25A  
 Peak current: 30A  
 OCP minimum: 33A  
 L-L=0mV/A



This NTC Close to Phase 1 MOSFET

Close to Phase 1 Inductor

Shortest the net trace




**PROJECT : R63**  
 Quanta Computer Inc.

Size Custom	Document Number +VGA_CORE NCP3218G)	Rev 1A
Date: Friday, December 21, 2012	Sheet 42 of 44	





VGA TYPE	R2 Value	P/N	1.0V_VGA
Thems	10K	CS31002FB26	1.0V
MARS	11.3K	CS31132FB07	0.95V


+0.95V +/- 3%  
 Countinue current:2A  
 Peak current:3A  
 OCP minimum:4A



+1.8V +/- 3%  
 Countinue current:2A  
 Peak current:3A  
 OCP minimum:4A



- +1.8V\_VGA 11,15,16,18,19
- +1.0V\_VGA 14,16,18,19
- +3V\_VGA 14,18



			<b>PROJECT : R63</b>	
			Quanta Computer Inc.	
Size Custom	Document Number +VGAORE (RT8208/1.8V)	Rev 1A		
Date Friday, December 21, 2012	Sheet 44	of 44		